Compact test sets for industrial circuits

نویسندگان

  • Mario H. Konijnenburg
  • J. Th. van der Linden
  • Ad J. van de Goor
چکیده

Industrial circuits contain, in addition to the binary logic elements n]and, n]or and n]xor gates, other logic elements such as three-state elements, busses and bidirectionals. Previous published work on automatic test pattern generation (ATPG) can not handle all of the above mentioned circuit elements, generates too large test sets, or generates test patterns which can cause circuit damage. A new fast ATPG system for industrial circuits is introduced capable of coping with all of the above mentioned circuit elements, will not cause circuit damage and generates compact test sets using new heuristics for compaction oriented decision making. Experimental results show that the compact test sets are much smaller than in vdL94b] (On average 60%). The extra ATPG time required for generating these compact test sets is a relatively small penalty compared to the decrease in test set size.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Accelerated Compact Test Set Generation for Three-State Circuits

Most published ATPG methods cannot handle three-state primitives, generate too large test sets, or require excessive CPU time. An eecient ATPG system was introduced in 1]]2], which can handle non-Boolean prim-itives, generates compact test sets, within aaordable CPU time. In this paper, the system is extended to handle pulled and wired buses, in addition to pure three-state buses. These bus typ...

متن کامل

Proceedings of the International Test Conference , October 1998 Compact Two - Pattern Test Set Generation for Combinational and FullScan Circuits

This paper presents two algorithms for generating compact test sets for combinational and full scan circuits under the transition and CMOS stuck-open fault models; Redundant Vector Elimination (RVE) and Essential Fault Reduction (EFR). These algorithms together with the dynamic compaction algorithm are incorporated into an advanced ATPG system for combin-ational circuits, called MinTest. The te...

متن کامل

?-Independent and Dissociate Sets on Compact Commutative Strong Hypergroups

In this paper we define ?-independent (a weak-version of independence), Kronecker and dissociate sets on hypergroups and study their properties and relationships among them and some other thin sets such as independent and Sidon sets. These sets have the lacunarity or thinness property and are very useful indeed. For example Varopoulos used the Kronecker sets to prove the Malliavin theorem. In t...

متن کامل

Dynamic Simulation of CNTFET-Based Digital Circuits

   In this paper we propose a simulation study to carry out dynamic analysis of CNTFET-based digital circuit, introducing in the semi-empirical compact model for CNTFETs, already proposed by us, both the quantum capacitance effects and the sub-threshold currents. To verify the validity of the obtained results, a comparison with Wong model was carried out. Our mode...

متن کامل

Static Test Compaction for Multiple Full-Scan Circuits

Current design methodologies and methodologies for reducing test data volume and test application time for full-scan circuits allow testing of multiple circuits (or subcircuits of the same circuit) simultaneously using the same test data. We describe a static compaction procedure that accepts test sets generated independently for multiple full-scan circuits, and produces a compact test set that...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1995